The harder you work,
           the luckier you seem to be.  

This project demonstrates a non-VonNeumann, sequential digital logic design of a binary coded decimal clock.

This project demonstrates using a SPICE circuit analysis program to evaluate a linear analog circuit.  The circuit is analogous to an operational amplifier, but composed of discrete components.

A SPICE project - analog electronics simulation

A KSimulink project - digital electronics simulation

A CPLD digital clock project (Verilog)

An FPGA Hardware project (Verilog)

Section

 

www.MichaelDWelch.net                                                                                   MichaelDWelch@(no-spam)acm.org

www.linkedIn.com/in/MichaelDWelch                                                                 303-920-9749      remove (no-spam)